

High Efficiency, Fast Transient, 8A, 28V nchronous Step-down Converter in a Tiny QFN20 (3x4mm) Package

DESCRIPTION

The NB63 81 is a fully integrated, high frequency synchronous rectified step-down switch mode converter. It offers a very compact solution to achieve 8A continu ous output current over a wide input supply range with excellent load and line regulation. The NB6381 operates at high e fficiency over a wide output current load range.

Constant-On-Time (COT) co ntrol mod e provides fast transient response and eases loop stabilization.

Full protection features include SCP, OCP, OVP, UVP and thermal shutdown.

The NB 6381 re quires a min imum number of readily available standard external components and is available in a space-saving QFN2 0 (3x4mm) package.

FEATURES

- Wide 4.5V to 28V Operating Input Range
- 8A Output Current
- Internal 30m Ω High-Si de, 12m Ω L ow-Side Power MOSFETs
- Proprietary Switching Loss Reduction Technique
- 1% Reference Voltage
- Programmable Soft Start Time
- Soft Shutdown
- 200kHz to 1MHz Switching Frequency
- SCP, OCP, OVP, UVP Protection and Thermal Shutdown
- Output Adjustable from 0.8V to 13V
- Available in a QFN20 (3x4mm) Package


APPLICATIONS

- Notebook Systems and I/O Power
- Networking Systems
- Optical Communication Systems
- Distributed Power and POL Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page.

. "MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION






ORDERING INFORMATION

Part Number*	Package	Top Marking
NB6381DL	QFN20 (3x4mm)	6381

* For Tape & Reel, add suffix –Z (e.g. NB6381DL–Z) For RoHS compliant packaging, add suffix –LF (e.g. NB6381DL–LF–Z)

PACKAGE REFERENCE



ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{IN}	30V
V _{SW} 0	
V _{BS}	V _{SW} + 6V
I _{VIN (RMS)}	
V _{PGOOD} ($0.3V$ to $V_{CC}+0.6V$
All Other Pins	
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
	2.6W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	
Recommended Operating	Conditions ⁽³⁾
Supply Voltage V _{IN}	

Thermal Resistance (4)	$oldsymbol{ heta}_{JA}$	$oldsymbol{ heta}_{JC}$	
QFN20 (3x4mm)	48	10	.°C/W

Notes

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction tempe rature T _J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal sh utdown. Internal thermal shutdo wn circuitr y protects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.



ELECTRICAL CHARACTERISTICS

 V_{IN} = 12V, T_A = +25°C, unless otherwise noted.

Parameters Sy	mbol	Condition	Min	Тур	Max	Units
Supply Current (Shutdown)	I _{IN}	$V_{EN} = 0V$		0		μA
Supply Current (Quiescent)	I _{IN}	$V_{EN} = 2V$ $V_{FB} = 1V$	500			μA
HS Switch On Resistance (5) HS	RDS-ON			30		mΩ
LS Switch On Resistance (5) LS	RDS-ON			12		mΩ
Switch Leakage	SW _{LKG}	$V_{EN} = 0V$ $V_{SW} = 0V \text{ or } 12V$	0		10	μA
Current Limit	I _{LIMIT}			12		Α
One-Shot On Time	T _{ON}	R7=348kΩ V _{OUT} =1.05V	360			ns
Minimum Off Time ⁽⁵⁾ T	OFF			100		ns
Fold-back Off Time ⁽⁵⁾ T	FB ILIM=	1(HIGH)		1.4		ms
OCP hold-off time ⁽⁵⁾	T _{OC} ILIM=	1(HIGH)			40	ms
Feedback Voltage	V_{FB}		807	815	823	mV
Feedback Current	I _{FB}	V _{FB} = 815mV		10	50	nA
Soft Start Charging Current	+ _{ISS}	V _{SS} =0V		8.5		μΑ
Soft Stop Discharging Current	-ISS	V _{SS} =0.815V		8.5		μΑ
Power Good Rising Threshold	PGOOD _{Vth-Hi}			0.85		V_{FB}
Power Good Falling Threshold	PGOOD _{Vth-Lo}			0.9		V_{FB}
Power Good Rising delay	T_{PGOOD}	T _{SS} =1ms		1		ms
Power Good Rising delay	T _{PGOOD}	T _{SS} =2ms		1.5		ms
Power Good Rising delay	T _{PGOOD}	T _{SS} =3ms		2		ms
EN Rising Threshold	EN _{Vth-Hi}		1.05	1.35	1.60	V
EN Threshold Hysteresis	EN _{Vth-Hys}		250	420	550	mV
EN Input Current	I _{EN}	V _{EN} = 2V		2		μΑ
V _{IN} Under-Voltage L ockout Threshold Rising	$INUV_{Vth}$		3.8	4.0	4.2	V
V _{IN} Under-Voltage L ockout Threshold Hysteresis	INUV _{HYS}			880		mV
V _{CC} Regulator	V _{CC}			5		V
V _{CC} Load Regulation		I _{CC} =5mA		5		%
Vo Over Voltage Protection Threshold	V_{OVP}			1.25		V _{FB}
Vo Unde r Voltage Dete ction Threshold	V _{UVP}			0.7		V _{FB}
Thermal Shutdown	T _{SD}			150		°C
Thermal Shutdown Hysteresis	T _{SD-HYS}			25		°C

Note:

5) Guaranteed by design.




PIN FUNCTIONS


Pin#	Name	Description
1 AGND		Analog Ground.
2 FREQ		Frequency Set during CCM operation. The ON period is determined by the input voltage and the frequency-set resistor connected to FREQ pin. Connect a resistor to IN for line feed-forward. Decouple with a 1nF capacitor.
3 FB		Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage.
4 SS		Soft Start. Connect an external SS capa citor to program the soft start time for the switch mode regulator. When the EN pin becomes high, an internal current source (8.5uA) charges up the SS capacitor and the SS voltage slowly ramps up from 0 to V_{FB} smoothly. When the EN pin becomes low, an internal current source (8.5µA) discharges the SS capacitor and the SS voltage slowly ramps down.
5 EN		EN=1 to enable the NB6381. For automatic start-up, connect EN pin to IN with a $100k\Omega$ resistor. It includes an internal $1m\Omega$ pull-down resistor.
6	PGOOD	Power Good Output. The output of this pin i s an o pend rain and is high if the output voltage is higher than 90% of the nominal voltage. There is delay from FB ≥ 90% to PGOOD high, which is 50% of SS time plus 0.5ms.
7 BST		Bootstrap. A 0.1µF-1µF capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
8, 19	IN	Supply Voltage. The NB6381 operates from a +4.5V to +28V input rail. C_{IN} is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.
9, 10, 17, 18	SW	Switch Output. Use wide PCB traces and multiple vias to make the connection.
11-16 PGN	ID	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout.
20 VCC		Internal Bias Supply. Decouple with a $1\mu F$ capacitor as close to the pin as possible.




TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} =12V, V_{OUT} =1.05V, L=1 μ H, T_A =+25°C, unless otherwise noted.







Line Regulation


0.1

1


I_{OUT} (A)

10


0.01









Case Temperature Rise vs. Output Current




Frequency vs. Temperature



Frequency vs. Vin




Frequency vs. Load Current







TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =12V, V_{OUT} =1.05V, L=1 μ H, T_A =+25°C, unless otherwise noted.











TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =12V, V_{OUT} =1.05V, L=1 μ H, T_A =+25°C, unless otherwise noted.





© 2012 MPS. All Rights Reserved.



BLOCK DIAGRAM




Figure 1—Functional Block Diagram

OPERATION

PWM Operation

The NB6381 is a fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the feedback voltage (V_{FB}) is below the reference voltage (V_{REF}) which indicates insufficient output voltage. The ON period is determined by the input voltage and the frequency-set resistor as follows:

$$T_{0N} \text{ ns} = \frac{12 \times \mathbf{R}7(k)}{V_{1N} V_{1} - 0.4} \quad 40\text{ns}$$
 (1)

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when V $_{\rm FB}$ drops below V $_{\rm REF}$. By repeating operation th is way, the converter r egulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in it s OFF state to minimize the conduction loss. The re will be a de ad short be tween input and GND if both HS-FET and LS-FET are turned on at the same time. It's called shoot-through. In order to avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

Heavy-Load Operation




Figure 2—Heavy Load Operation

As Figure 2 shows, when the outp ut current is high, the HS-FET and LS-FET repeat on/off as described a bove. In this operation, the inducto r current will never go to zero. It's calle d continuous-conduction-mode (CCM) operation. In CCM operation, the switching frequency (F_{SW}) is fairly constant.

Light-Load Operation

When the load current decreases, The NB6381 reduces the switching frequency automatically to maintain high efficiency. The light load operation is shown in Figure 3. The V _{FB} does not reach V_{REF} when the inductor current is approaching zero. As the output curr ent reduces from heavyload condition, the inductor current also decreases, and eventually comes close to zero. The LS-FET driver turns into tri-state (high Z) whenever the inductor current reaches zero level. A current modulator takes over the control of LS-FET and limits the ind uctor current to less than 600µA. Hen ce, the output capacit ors dischar ge slowly to GND through LS-FET as well as R1 and R2. As a result, the efficiency at light load condition is greatly improved. At light lo ad condition, t he HS-FET is not tur ned ON a s frequently as at heavy load condition. This is called skip mode..




Figure 3—Light Load Operation

As the output current increases from the light load condition, the time period within which the current modulator regulates becomes shorter. The HS-FET is turned on more frequently. Hence, the switching frequency increases correspondingly. The output current reaches the critical level when the current modulator time is zero. The critical level of the output current is determined as follows:

$$I_{OUT} = \frac{(V_{IN} - \lambda V_{OUT}) \quad V_{OUT}}{2I_{XX} \quad F_{SW} \times V_{IN}}$$
 (2)

It turns into PWM mode once the output current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range.


Switching Frequency

Constant-on-time (COT) control is used in the NB6381 and there is no dedicate doscillator in the IC. The input voltage is feed-forw arded to the on-time one-shot timer through the resistor R7. The duty ratio is kept as V $_{\rm OUT}/\rm V_{IN}$. Hence, the switching frequency is fairly constant over the input voltage range. The switching frequency can be set as follows:

$$F_{\text{SW}} \text{ kHz}) = \frac{10^6}{\frac{12 \times \Omega 7(\text{k})}{\text{V/N} \text{ V}) - 0.4} \times \text{V/N} \text{ V}}{\text{V/OUT}(\text{V})} \text{ T/OUT}(\text{SELAY} \text{ ns})} (3)$$

Where T_{DELAY} is the comparator de lay. It's about 40ns.

Frequency vs. R_{FREQ}



NB6381 is optimized to operate at high switchin g frequency with high e fficiency. High switchin g frequency makes it possible to utilize small size d LC filter components to save system PCB space.

Jitter and FB Ramp Slope

Figure 4 and Figure 5 show jitter occurring in both PWM mode and s kip mode. When there is noise in the V $_{\rm FB}$ downward slope, the ON time o f HS-FET de viates from its intended location and produces jitter. It is necessary to un derstand that there is a relationship between a system's stability and the steep ness of the V $_{\rm FB}$ ripple's downward slope. The slope steepness of the V $_{\rm FB}$

ripple dominates in noise immunit y. The magnitude of the V_{FB} ripple doesn't directly affect the noise immunity directly.




Figure 4—Jitter in PWM Mode




Figure 5—Jitter in Skip Mode

Ramp with Large ESR Cap

In the case of POSCAP or other types of capacitor with larger ESR is applied as output capacitor. The ESR ripple dominates the output ripple, and the slope on the FB is quite ES R related. Fig ure 6 shows an equivalent circu it in PWM mode with the HS-FET off and without an external ramp circuit. Turn to applicatio n information section for design step s with large ESR caps.




Figure 6—Simplified Circuit in PWM Mode without External Ramp Compensation

To realize the stability when no external ramp is used, usually the ESR value should be chosen as follow:

$$R_{ESR} \ge \frac{\frac{T_{SW}^{T}}{0.7 \times \pi} + \frac{ON}{2}}{C_{OUT}}$$
 (4)

Tsw is the switching period.

Ramp with small ESR Cap

When the output capa citors are ceramic ones, the ESR ripple is not high enough to stabilize the system, an d external ramp co mpensation is needed. Skip to application information section for design steps with small ESR caps.




Figure 7—Simplified Circuit in PWM Mode with External Ramp Compensation

In PWM mode, an equivalent circuit with HS-FET off and the use of an external ramp compensation circuit (R4, C4) is simplified in Figure 7. The external ramp is derived from the inductor rip ple current. If one chooses C4, R9, R1 and R2 to meet the following condition:

$$\frac{11}{2\overline{R} \times _{SW} \times C_4} < \frac{1}{5} \left(\frac{R_1 \times R_2}{R_1 + R_2} + R_9 \right)$$
 (5)

Where:

$$I_{R4} = +_{\widetilde{C4}} \quad I_{FB} \quad C4$$
 (6)

And the ra mp on the V_{FB} can then be est imated as:

$$V_{RAMP}^{T} = X_{IN}^{V_{IN} - V_{O}} = X_{A} \times \mathcal{C}_{A} \qquad ON \times \frac{R_{I}^{I}/R_{2}}{R_{A}/R_{2}} \qquad (7)$$

The downward slope of the V FB ri pple then follows

$$V_{SLOPE1} = \frac{-V_{RAMP}}{T_{RR}} = \frac{-V_{OUT}}{{}_{4} \times C_{4}}$$
 (8)

As can be seen from equation 8, if there is instability in PWM mod e, we can reduce eith er R4 or C4. If C4 can not be reduced further due to

limitation fr om equation 5, then we can only reduce R4. For a stable PWM o peration, the V_{slope1} should be design follow equation 9.

$$-V_{\text{slope1}} \ge \frac{\frac{T_{\text{SW}}^{T}}{0.7 \times \pi} + \frac{-\text{ON}}{2} - R_{\text{ESR}} C_{\text{OUT}}}{2 \times C_{\text{OUT}}} V_{\text{O}} + \frac{10 \times 10^{-3}}{T_{\text{SW}} - T_{\text{on}}}$$
(9)

lo is the load current.

In skip mode, the downward slope of the V FB ripple is almost the same wheth er the external ramp is use d or not. Fig.8 shows t he simplified circuit of the skip mod e when both the HS-FET and LS-FET are off.




Figure 8—Simplified Circuit in skip Mode

The downward slope of the V _{FB} ripple in skip mode can be determined as follow:

$$V_{SLOPE2} = \frac{-V_{REF}}{((R_1 + R_2) // Ro) C_{OUT}}$$
 (10)

Where Ro is the equivalent load resistor.

As described in Fig.6, V_{SLOPE2} in the skip mode is lower than that is in the PWM mode, so it is reasonable that the jitter in the skip mode is larger. If one wants a system with less jitter during ultralight load condition, the values of the V_{FB} resistors should not be too big, however, that will decrease the light load efficiency.

Soft Start/Stop

The NB63 81 employs soft sta rt/stop (SS) mechanism to ensure smooth o utput during power-up and power shutdown. When the EN pin becomes high, an internal current source (8.5 μ A) charges up the SS CAP. The SS CAP voltage takes over the REF voltage to the PWM comparator. The output voltage smoothly ramp sup with the SS voltage. Once the SS voltage

reaches the same level as the V $_{\rm REF}$, it keeps ramping up while V $_{\rm REF}$ takes over the PW $_{\rm M}$ comparator. At this point, the soft $_{\rm ST}$ start finishes and it enters into steady state operation.

When the EN pin bec omes low, the SS CAP voltage is d ischarged through an 8.5uA intern al current sou rce. Once the SS voltage reaches REF voltage, it takes over the PWM comparator. The output voltage will decrease smoothly with SS voltage until zero level. The SS CAP value can be determined as follows:

$$C_{SS}(nF = \frac{T_{SS}(s) \times I_{SS}(\mu A)}{V_{KF}(s)}$$
(11)

If the out put capacitors have large capacitance value, it's n ot recomme nded to set the SS time too small. Otherwise, it's easy to hit the current limit during SS. A minimum value of 4.7nF should be used if the output capacitance value is larger than 330uF.

Power Good (PGOOD)

The NB6381 has power-good (PGOOD) output. The PGOOD pin is the open drain of a MOSFET. It should be connected to V $_{\rm CC}$ or other voltage source through a resistor (e.g. 10 0k). After the input voltage is applied, the MOSF ET is turned on so that the PGOOD pin is pulled to GND before SS is ready. After FB voltage reaches 90% of REF voltage, the PGOOD pin is pulled thigh after a delay.

The PGOOD delay time is determined as follows:

$$T_{PGOOD}(ms) = 0.5 \quad T_{SS}(ms) + 0.5$$
 (12)

When the FB voltage drops to 85% of REF voltage, the PGOOD pin will be pulled low.

Over-Current Protection (OCP) and Sho rt-Circuit Protection (SCP)

The NB6381 has cycle-by-cycle over-current limit control. The inductor cu rrent is monitored durin g the ON state. Once it detects that the induct or current is higher than the current limit, the HS-

FET is turn ed off. At the same time, the OCP timer is started. The OCP timer is set as 40 μ s. If in the following 40 μ s, the current limit is hit for every cycle, then it 'll trigger OCP latch-off. The converter needs power cycle to restart after it triggers OCP. If short circuit happens, then the current limit will be hit immediately and the FB voltage will become lower than 50 % of the REF voltage. When the current limit is hit and the FB voltage is lower than 50% of the REF voltage (0.815V), the device considers this as a dead short on the output and triggers SCP latch-off immediately. This is short-circuit protection (SCP).

Over/Under-voltage Protection (OVP/UVP)

The NB6381 monitors the output voltage through a resistor divider feedback (FB) voltage to detect overvoltage and undervoltage on the output. When the FB voltage is higher than 125% of the REF voltage (0.8V), it'll trigger OVP latch-off. Once it triggers OVP, the LS-FET is always on while the HS-FET is always off. It needs power cycle to power up again. When the FB voltage is below 50% of the REF voltage (0.8V), it is recognized as UV (under-voltage). Usually, UVP accompanies a hit in current limit and this results in SCP.

UVLO protection

NB6381 has under-voltage lock-o ut protectio n (UVLO). When the input voltage is higher than the UVLO rising threshold voltage, the NB638 1 will be powered up. It shuts off when the input voltage is lower than the UVLO falling threshold voltage. This is non-latch protection.

Thermal Shutdown

Thermal shutdown is employed in the NB6381. The junction temperature of the I C is internally monitored. If the junction tempera ture exceeds the thresh old value (typically 150°C), the converter shuts off. This is non-lat ch protection. There is about 25°C hysteres is. Once the junction temperature drops to a bout 125°C, it initiates a soft start.

APPLICATION INFORMATION

Setting the Output Voltage-Large ESR Caps

For applications that electrolytic capacitor or POS capacitor with a controlled output o f ESR is set as output capacitors. The output voltage is set by feedback resistors R1 and R2. As figure 9 shows.




Figure 9—Simplified Circuit of POS Capacitor

First, choo se a value for R2. R2 should be chosen rea sonably, a small R2 will lead to considerable quiescent current lo ss while to o large R2 makes the FB noise sensitive. It is recommended to choo se a value within 5k Ω - $50k\Omega$ for R 2, using a comparatively larger R2 when Vout is low, etc., 1.05V, and a smaller R2 when Vout is high. Then R1 is d etermined as follow with the output ripple considered:

$$RR = \frac{V_{\text{OUT}} - \frac{1}{2} V_{\text{OUT}} - V_{\text{REF}}}{V_{\text{RFF}}} _{2}$$
 (13)

 ΔV_{OUT} is the output ripple determined by equation 22

Setting the Output Voltage-Small ESR Caps




Figure 10—Simplified Circuit of Ceramic Capacitor

When low ESR ceramic capacitor is used in the output, an external voltage ramp should be added to FB through resistor R4 and capacit or C4. The output voltage is influen ced by ramp voltage V_{RAMP} besides R divider as shown in

figure 10. The V $_{\text{RAMP}}$ can be calculated as shown in equation 7. R2 should be chosen reasonably, a small R2 will lead t $\,$ o considera ble quiesce nt current loss while too large R2 makes the F $\,$ B noise sensitive. It is recommended $\,$ to choose a value within 5k $\,$ Ω -50k Ω for R2 $\,$, using a comparatively larger R2 when $\,$ Vo is low, etc.,1.05V, and a smaller R2 when $\,$ Vo is high . And the value of R1 then is determined as follow:

$$R_{1} = \frac{R_{2}}{\frac{V_{FB(AVG)}}{(V_{OUT} - V_{FB(AVG)})} - \frac{R_{2}}{R_{4} + R_{9}}}$$
(14)

The V $_{FB(AVG)}$ is the average value on the FB, V $_{FB(AVG)}$ varies with t he Vin, Vo, and load condition, etc., its value on the skip mode would be lower th an that of the PWM mode, which means the load regulation is strictly related to the V $_{FB(AVG)}$. Also the lin e regulation is r elated to the V $_{FB(AVG)}$, if one wants to gets a bett er load or line regulation, a lower Vra mp is suggested once it meets equation 9.

For PWM operation, $V_{FB(AVG)}$ value can be deduced from equation 15.

$$V_{FB(AVG)} = V_{REF} + \frac{1}{2} V_{RAMP} \times \frac{R_1 /\!\!/ R_2}{1 /\!\!/ R_2 + R_9}$$
 (15)

Usually, R9 is set to 0 Ω , and it can also be set following equation 16 for a better no ise immunity. It should also set to be 5 timers smaller than R1//R2 to minimize its influence on Vramp.

$$R_9 \le \frac{1}{2\pi \times C_4 \times 2F_{sw}} \tag{16}$$

Using equation 14 to calculate the o utput voltage can be complicated. To simplify the calculation of R1 in equat ion 14, a D C-blocking capacitor Cdc can be added to filter the DC influence from R4 and R9. Figure 12 shows a simplified circuit with external ramp compensation and a DC-blocking capacitor. With this capacitor, R1 can easily be obtained by using equation 17 for PWM mode operation.

$$R_{12} = \frac{(V_{OUT} - V_{REF} - \frac{1}{2}V_{RAMP})}{V_{REF} + \frac{1}{2}R_{AMP}} R$$
 (17)

Cdc is sugg ested to be at least 10 times larger than C4 for better DC blocking performance, and should also not larger than 0.47 $\,\mu F$ considerin g start up performance. In case one wants to use larger Cdc for a bet ter FB noise immunity, combined with reduced R1 and R2 to limit the Cdc in a reasonable value without affecting the system start up. Be noted that even when the Cdc is applied, the load and line regulation are still Vramp related.




Figure 11—Simplified Circuit of Ceramic Capacitor with DC blocking capacitor Input Capacitor

The input current to the step-down converter is discontinuous. Therefore, a capacit or is require d to supply the AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance. In the layout, it's recommended to

The capa citance va ries significantly over temperature. Capacitors with X5R and X7R ceramic die lectrics are recommen ded because they are fairly stable over temperature.

put the input capacitors as close to the IN pin as

The capacit ors must also have a ripple current rating great er than the maxi mum input ripple current of the converter. The input r ipple current can be estimated as follows:

$$I_{CIN} = k_{OUT} \sqrt{\frac{V_{OUT}}{V_{IN}} \times (1 - \frac{V_{OUT}}{I_{IN}})}$$
 (18)

The worst-case conditio n occurs at V_{IN} = 2V $_{OUT}$, where:

$$I_{CIN} = \frac{I_{OUT}}{2} \tag{19}$$

For simplification, cho ose the in put capacit or whose RMS current rating is greate r than half of the maximum load current.

The input voltage ripple can be estimated as follows:

$$\Delta \Psi_{IN} = \frac{I V_{UT}}{F_{SW} \times IN} \times \frac{OUT}{V_{IN}} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
 (20)

The worst-case condition occurs at $V_{IN} = 2V_{OUT}$, where:

$$\Delta \Psi_{IN} = \frac{1}{4F} \times \frac{I_{OUT}}{SW} \times C_{IN}$$
 (21)

Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated as:

$$\Delta \Psi_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{SW}}^{1} \times \times} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times (R_{\text{ESR}} + \frac{1}{8 F_{\text{SW}} \times C_{\text{OUT}}})$$
 (22)

In the case of ceramic capacitors, the impedance at the switching frequency is domi nated by the capacitance. The output voltage rip ple is mainly caused by the capacitance. For simplification, the output voltage ripple can be estimated as:

$$\Delta \Psi_{\text{OUT}} = \frac{V_{\text{UT}}}{8E_{\text{NW}}^2 L \times C_{\text{OUT}}} \times 1 - \frac{\text{OUT}}{V_{\text{IN}}}$$
 (23)

The output voltage ripple caused by ESR is very small. Therefore, an external ramp is needed to stabilize the system. The external ramp can be generated through resistor R4 and capacitor C4 following equation 5, 8 and 9.

In the case of POSCAP capacitor s, the ESR dominates the impedance at t he switching frequency. The ramp voltage gene rated from the ESR is high enough t o stabilize the system. Therefore, an external ramp is n ot needed. A minimum ESR value around 12m Ω is required to ensure stable operation of the converter. For simplification, the output ripple can b

possible.



approximated as:

$$\Delta \Psi_{\text{OUT}} = \frac{V_{\text{OUT}}}{F_{\text{L}_{\text{TV}}} \times} \times (1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
 (24)

Inductor

The induct or is required to sup ply constant current to the output load while be ing driven by the switch ing input voltage. A larger value inductor will result in less ripple current that will result in lower output ripple voltage. However, a larger value inductor will have a larger physical size, higher series resistance, and/or lower saturation current. A good rule for determining the inductor value is to allow the peak-to-peak ripple current in the inductor to be approximately 30~40% of the maximum switch current limit. Also, make sure that the peak inductor current is

below the maxi mum switch current limit. The inductance value can be calculated as:

$$L = \frac{V_{OUT}}{F_{J_W} \times \Delta} (1 - \frac{V_{OUT}}{V_{IN}})$$
 (25)

Where ΔI_{L} is the peak-to-peak inductor ripple current.

Choose an inductor tha t will not sa turate under the maxi mum inductor peak curren t. The peak inductor current can be calculated as:

$$I_{LP} = +_{OUT} \frac{V_{OUT}}{2F_{SW} \times L} \times (1 - \frac{OUT}{V_{IN}})$$
 (26)

Table 1—Inductor Selection Guide

Part Number	Manufacturer	Inductance (µH)	DCR (mΩ)	Current Rating (A)	Dimensions L x W x H (mm³)	Switching Frequency (kHz)
PCMC-135T-R68MF	Cyntec	0.68	1.7	34	13.5 x 12.6 x 4.8	600
FDA1254-1R0M	токо	1	2	25.2	13.5 x 12.6 x 5.4	300~600
FDA1254-1R2M	токо	1.2	2.05	20.2	13.5 x 12.6 x 5.4	300~600

Typical Design Parameter Tables

The following tables include r ecommended component values for typical ou tput voltages (1.05V, 1.2V, 1.8V, 2. 5V, 3.3V) and switching frequencies (300kHz, 500kHz, and 700kHz). Refer to Tables 2-4 f or design cases witho ut external ramp compensation and Tables 5-7 for design case s with external ramp compensation. needed when high-ESR External ra mp is not capacitors, such as electrolytic or POSCAPs are used. External ramp is needed when low-ESR capacitors, such as ceramic capacitors are use d. For cases not listed in this datasheet, a calculator in excel spreadsheet can also be requested through a local sales representative to assist with the calculation.

Table 2—300kHz, 12V_{IN}

V _{OUT} (V)	L (μΗ)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)
1.05	2.2 12	1	43	301
1.2 2.	2	12.1	24	360
1.8 2.	2	19.6	15.8	499
2.5 2.	2	30	14.7	680
3.3 2.	2	40.2	13.3	806

Table 3—500kHz, 12V_{IN}

V _{OUT} (V)	L (μΗ)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)
1.05	1 12.1		43	180
1.2 1		12.1	24	200
1.8 1		19.6	15.8	309
2.5 1		30	14.7	402
3.3 1		40.2	13.3	523



Table 4—700kHz, 12V_{IN}

			· ·	
V _{OUT} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)
1.05 1		12.1	43	120
1.2 1		12.1	24	140
1.8 1		19.6	15.8	210
2.5 1		30	14.7	309
3.3 1		40.2	12.4	402

Table 5—300kHz, 12V_{IN}

V _{OUT} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)
1.05 2	2.2	12.1	43	330	220	301
1.2 2	.2	12.1	24	330	220	360
1.8 2	.2	19.6	15.2	499	220	499
2.5 2	.2	30	14.7	499	220	680
3.3 2	.2	40.2	13	604	220	806

Table 6—500kHz, 12V_{IN}

V _{OUT} (V)	L (μΗ)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)
1.05	1 12	.1	43	330	220	180
1.2	1 12	.1	24	330	220	196
1.8	1 19	.6	15.8	330	220	309
2.5	1 30		14.7	383	220	402
3.3	1 40	.2	12	499	220	522

Table 7—700kHz, 12V_{IN}

V _{OUT} (V)	L (μΗ)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)
1.05	1 12	.1	43	220	220	120
1.2	1 12	.1	24	220	220	140
1.8	1 19	.6	15.8	261	220	210
2.5	1 30		14.3	261	220	270
3.3	1 40	.2	12	360	220	383

TYPICAL APPLICATION




Figure 12— Typical Application Circuit with No External Ramp




Figure 13— Typical Application Circuit with Low ESR Ceramic Capacitor





Figure 14— Typical Application Circuit with Low ESR Ceramic Capacitor and DC-Blocking Capacitor.




LAYOUT RECOMMENDATION


- 1. The high current paths (GND, IN, and SW) should be placed very close to the device with short, direct and wide traces.
- 2. Put the input capacitor s as close to the I N and GND pins as possible.
- 3. Put the decoupling cap acitor as close to the V_{CC} and GND pins as possible.
- 4. Keep the switching no de SW short and away from the feedback network.
- 5. The external feedback resistor s should be placed next to the FB pin. Make sure that there is no via on the FB trace.
- 6. Keep the B ST voltage path (BST, C3, and SW) as short as possible.
- Keep the bottom IN and SW pads connected with large copper to achieve better thermal performance.
- 8. Four-layer layout is strongly recommended to achieve better thermal performance.




Top Layer



Inner1 Layer




Inner2 Layer





Bottom Layer

Figure 15—PCB Layout


PACKAGE INFORMATION








0.20 REF 0.00 0.00 0.05





DETAIL A



NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS product sinto any application. MPS will not assume any legal responsibility for any said applications.